

## FEATURES

- 1.8 Ω maximum on resistance at 25°C**
- 0.37 Ω maximum on-resistance flatness**
- 0.17 Ω maximum on-resistance match between channels**
- 300 mA continuous current**
- 33 V supply range**
- Fully specified at +12 V, ±15 V, and ±5 V**
- No  $V_L$  supply required**
- 3 V logic-compatible inputs**
- Rail-to-rail operation**
- 14-lead TSSOP and 4 mm × 4 mm, 16-lead LFCSP**

## APPLICATIONS

- Automatic test equipment**
- Data acquisition systems**
- Battery-powered systems**
- Sample-and-hold systems**
- Audio signal routing**
- Communication systems**
- Relay replacement**


## GENERAL DESCRIPTION

The ADG1404 is a complementary metal-oxide semiconductor (CMOS) analog multiplexer, comprising four single channels designed on an *i*CMOS™ process. *i*CMOS (industrial CMOS) is a modular manufacturing process that combines high voltage CMOS and bipolar technologies. It enables the development of a wide range of high performance analog ICs capable of 33 V operation in a footprint that no previous generation of high voltage parts has been able to achieve. Unlike analog ICs using conventional CMOS processes, *i*CMOS components can tolerate high supply voltages while providing increased performance, dramatically lower power consumption, and reduced package size.

The on-resistance profile is very flat over the full analog input range, ensuring excellent linearity and low distortion when switching audio signals.

*i*CMOS construction ensures ultralow power dissipation, making the parts ideally suited for portable and battery-powered instruments.

## FUNCTIONAL BLOCK DIAGRAM



06816-001

Figure 1.

The ADG1404 switches one of four inputs to a common output, D, as determined by the 3-bit binary address lines, A0, A1, and EN. Logic 0 on the EN pin disables the device. Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked. All switches exhibit break-before-make switching action. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

## PRODUCT HIGHLIGHTS

1. 2.5 Ω maximum on resistance over temperature.
2. Minimum distortion.
3. Ultralow power dissipation: <0.03 μW.
4. 14-lead TSSOP and 16-lead, 4 mm × 4 mm LFCSP package.

## Rev. PrC

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## TABLE OF CONTENTS

Features .....	1	Absolute Maximum Ratings .....	6
Applications.....	1	ESD Caution.....	6
Functional Block Diagram .....	1	Pin Configurations and Function Descriptions .....	7
General Description .....	1	Truth Table .....	7
Product Highlights .....	1	Terminology .....	8
Revision History .....	2	Typical Performance Characteristics .....	9
Specifications.....	3	Test Circuits.....	13
15 V Dual Supply.....	3	Outline Dimensions.....	16
12 V Single Supply.....	4	Ordering Guide .....	16
5 V Dual Supply.....	5		

## REVISION HISTORY

## SPECIFICATIONS

### 15 V DUAL SUPPLY

$V_{DD} = 15 \text{ V} \pm 10\%$ ,  $V_{SS} = -15 \text{ V} \pm 10\%$ , GND = 0 V, unless otherwise noted.

Table 1.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range				V	
On Resistance ( $R_{ON}$ )	1.5 1.8	2.2	2.5	$\Omega$ typ $\Omega$ max	$V_S = \pm 10 \text{ V}$ , $I_S = -10 \text{ mA}$ ; see Figure 23
On-Resistance Match Between Channels ( $\Delta R_{ON}$ )	0.1			$\Omega$ typ	$V_{DD} = +13.5 \text{ V}$ , $V_{SS} = -13.5 \text{ V}$
On-Resistance Flatness ( $R_{FLAT(ON)}$ )	0.13 0.28 0.31	0.16	0.17	$\Omega$ max $\Omega$ typ $\Omega$ max	$V_S = \pm 10 \text{ V}$ , $I_S = -10 \text{ mA}$
LEAKAGE CURRENTS					
Source Off Leakage, $I_S$ (Off)	$\pm 0.01$ $\pm 0.5$	$\pm 10$	$\pm 100$	nA typ nA max	$V_{DD} = +16.5 \text{ V}$ , $V_{SS} = -16.5 \text{ V}$
Drain Off Leakage, $I_D$ (Off)	$\pm 0.01$ $\pm 0.5$	$\pm 10$	$\pm 100$	nA typ nA max	$V_S = \pm 10 \text{ V}$ , $V_s = \mp 10 \text{ V}$ ; see Figure 24
Channel On Leakage, $I_D$ , $I_S$ (On)	$\pm 0.04$ $\pm 1$	$\pm 10$	$\pm 100$	nA typ nA max	$V_S = \pm 10 \text{ V}$ , $V_s = \mp 10 \text{ V}$ ; see Figure 24
DIGITAL INPUTS					
Input High Voltage, $V_{INH}$			2.0	V min	
Input Low Voltage, $V_{INL}$			0.8	V max	
Input Current, $I_{INL}$ or $I_{NH}$	0.005		$\pm 0.1$	$\mu\text{A}$ typ $\mu\text{A}$ max	$V_{IN} = V_{GND}$ or $V_{DD}$
Digital Input Capacitance, $C_{IN}$	3.5			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, $t_{TRANSITION}$	150 180	220	250	ns typ ns max	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$
$t_{ON}$ (EN)	100 120	145	165	ns typ ns max	$V_S = +10 \text{ V}$ ; see Figure 30
$t_{OFF}$ (EN)	110 135	165	185	ns typ ns max	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$
Break-Before-Make Time Delay, $t_{BBM}$	35		10	ns min	$V_S = +10 \text{ V}$ ; see Figure 32
Charge Injection	-20			pC typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$
Off Isolation	70			dB typ	$V_S = +10 \text{ V}$ ; see Figure 32
Channel-to-Channel Crosstalk	82			dB typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$
Total Harmonic Distortion + Noise	0.011			% typ	$R_L = 110 \Omega$ , 10 V p-p, f = 20 Hz to 20 kHz see Figure 29
-3 dB Bandwidth	53			MHz typ	$V_S = 0 \text{ V}$ , $R_S = 0 \Omega$ , $C_L = 1 \text{ nF}$ ; see Figure 33
Insertion Loss	0.132			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , f = 100 kHz; see Figure 26
$C_S$ (Off)	23			pF typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , f = 100 kHz; see Figure 28
$C_D$ (Off)	90			pF typ	$R_L = 110 \Omega$ , 10 V p-p, f = 20 Hz to 20 kHz see Figure 29
$C_D$ , $C_S$ (On)	170			pF typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ ; see Figure 27
POWER REQUIREMENTS					
$I_{DD}$	0.001		1	$\mu\text{A}$ typ $\mu\text{A}$ max	$V_{DD} = +16.5 \text{ V}$ , $V_{SS} = -16.5 \text{ V}$
$I_{DD}$	170		250	$\mu\text{A}$ typ $\mu\text{A}$ max	Digital inputs = 0 V or $V_{DD}$
$I_{SS}$	0.001		1	$\mu\text{A}$ typ $\mu\text{A}$ max	Digital inputs = 5 V
$V_{DD}/V_{SS}$			$\pm 4.5/\pm 16.5$	V min/max	Digital inputs = 0 V, 5 V, or $V_{DD}$
					GND = 0 V

<sup>1</sup> Guaranteed by design, not subject to production test.

**12 V SINGLE SUPPLY**

$V_{DD} = 12 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $GND = 0 \text{ V}$ , unless otherwise noted.

**Table 2.**

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to $V_{DD}$	V	
On Resistance ( $R_{ON}$ )	3 3.5 0.12	4.3	4.7	$\Omega$ typ $\Omega$ max $\Omega$ typ	$V_S = 0 \text{ V}$ to 10 V, $I_S = -10 \text{ mA}$ ; see Figure 23 $V_{DD} = 10.8 \text{ V}$ , $V_{SS} = 0 \text{ V}$ $V_S = 0 \text{ V}$ to 10 V, $I_S = -10 \text{ mA}$
On-Resistance Match Between Channels ( $\Delta R_{ON}$ )	0.16 0.85 1	0.18	0.2	$\Omega$ max $\Omega$ typ $\Omega$ max	
On-Resistance Flatness ( $R_{FLAT(ON)}$ )		1.13	1.16	$\Omega$ typ $\Omega$ max	$V_S = 0 \text{ V}$ to 10 V, $I_S = -10 \text{ mA}$
LEAKAGE CURRENTS					
Source Off Leakage, $I_S$ (Off)	$\pm 0.01$ $\pm 0.5$	$\pm 10$	$\pm 100$	nA typ nA max	$V_{DD} = 13.2 \text{ V}$ , $V_{SS} = 0 \text{ V}$ $V_S = 1 \text{ V}/10 \text{ V}$ , $V_D = 10 \text{ V}/1 \text{ V}$ ; see Figure 24
Drain Off Leakage, $I_D$ (Off)	$\pm 0.01$ $\pm 0.5$	$\pm 10$	$\pm 100$	nA typ nA max	$V_S = 1 \text{ V}/10 \text{ V}$ , $V_D = 10 \text{ V}/1 \text{ V}$ ; see Figure 24
Channel On Leakage, $I_D$ , $I_S$ (On)	$\pm 0.04$ $\pm 1$	$\pm 10$	$\pm 100$	nA typ nA max	$V_S = V_D = 1 \text{ V}$ or 10 V; see Figure 25
DIGITAL INPUTS					
Input High Voltage, $V_{INH}$			2.0	V min	
Input Low Voltage, $V_{INL}$			0.8	V max	
Input Current, $I_{INL}$ or $I_{INH}$	0.001		$\pm 0.1$	$\mu\text{A}$ typ $\mu\text{A}$ max	$V_{IN} = V_{GND}$ or $V_{DD}$
Digital Input Capacitance, $C_{IN}$	3.5			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, $t_{TRANSITION}$	230 300	375	430	ns typ ns max	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ $V_S = 8 \text{ V}$ ; see Figure 30
$t_{ON}$ (EN)	180 240	295	335	ns typ ns max	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ $V_S = 8 \text{ V}$ ; see Figure 32
$t_{OFF}$ (EN)	115 160	190	220	ns typ ns max	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ $V_S = 8 \text{ V}$ ; see Figure 32
Break-Before-Make Time Delay, $t_{BBM}$	100		10	ns min ns typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ $V_{S1} = V_{S2} = 8 \text{ V}$ ; see Figure 31
Charge Injection	30			pC typ	$V_S = 6 \text{ V}$ , $R_S = 0 \Omega$ , $C_L = 1 \text{ nF}$ ; see Figure 33
Off Isolation	80			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 100 \text{ kHz}$ ; see Figure 26
Channel-to-Channel Crosstalk	82			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 100 \text{ kHz}$ ; see Figure 28
-3 dB Bandwidth	50			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ ; see Figure 27
Insertion Loss	0.15			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 1 \text{ MHz}$ ; see Figure 27
$C_S$ (Off)	39			pF typ	$f = 1 \text{ MHz}$ , $V_S = 6 \text{ V}$
$C_D$ (Off)	150			pF typ	$f = 1 \text{ MHz}$ , $V_S = 6 \text{ V}$
$C_D$ , $C_S$ (On)	217			pF typ	$f = 1 \text{ MHz}$ , $V_S = 6 \text{ V}$
POWER REQUIREMENTS					
$I_{DD}$	0.001		1	$\mu\text{A}$ typ $\mu\text{A}$ max	$V_{DD} = 13.2 \text{ V}$ Digital inputs = 0 V or $V_{DD}$
$I_{DD}$	170		250	$\mu\text{A}$ typ $\mu\text{A}$ max	Digital inputs = 5 V
$V_{DD}$			5/16.5	V min/max	$GND = 0 \text{ V}$ , $V_{SS} = 0 \text{ V}$

<sup>1</sup> Guaranteed by design, not subject to production test.

**5 V DUAL SUPPLY**

$V_{DD} = 5 \text{ V} \pm 10\%$ ,  $V_{SS} = -5 \text{ V} \pm 10\%$ , GND = 0 V, unless otherwise noted.

**Table 3.**

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range				V	
On Resistance ( $R_{ON}$ )	3.5 4	4.8	5.3	$\Omega$ typ $\Omega$ max $\Omega$ typ	$V_S = \pm 4.5 \text{ V}$ , $I_S = -10 \text{ mA}$ ; see Figure 21 $V_{DD} = +4.5 \text{ V}$ , $V_{SS} = -4.5 \text{ V}$ $V_S = \pm 4.5 \text{ V}$ , $I_S = -10 \text{ mA}$
On-Resistance Match Between Channels ( $\Delta R_{ON}$ )	0.12			$\Omega$ typ	
On-Resistance Flatness ( $R_{FLAT(ON)}$ )	0.16 0.88 1.1	0.18	0.2	$\Omega$ max $\Omega$ typ $\Omega$ max	$V_S = \pm 4.5 \text{ V}$ , $I_S = -10 \text{ mA}$
LEAKAGE CURRENTS					
Source Off Leakage, $I_S$ (Off)	$\pm 0.01$ $\pm 0.5$	$\pm 10$	$\pm 100$	nA typ nA max	$V_{DD} = +5.5 \text{ V}$ , $V_{SS} = -5.5 \text{ V}$ $V_S = \pm 4.5 \text{ V}$ , $V_D = \mp 4.5 \text{ V}$ ; see Figure 24
Drain Off Leakage, $I_D$ (Off)	$\pm 0.01$ $\pm 0.5$	$\pm 10$	$\pm 100$	nA typ nA max	$V_S = \pm 4.5 \text{ V}$ , $V_D = \mp 4.5 \text{ V}$ ; see Figure 24
Channel On Leakage, $I_D$ , $I_S$ (On)	$\pm 0.04$ $\pm 1$	$\pm 10$	$\pm 100$	nA typ nA max	$V_S = V_D = \pm 4.5 \text{ V}$ ; see Figure 25
DIGITAL INPUTS					
Input High Voltage, $V_{INH}$			2.0	V min	
Input Low Voltage, $V_{INL}$			0.8	V max	
Input Current, $I_{INL}$ or $I_{INH}$	0.001		$\pm 0.1$	$\mu\text{A}$ typ $\mu\text{A}$ max	$V_{IN} = V_{GND}$ or $V_{DD}$
Digital Input Capacitance, $C_{IN}$	3.5			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, $t_{TRANSITION}$	340 470	560	615	ns typ ns max	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ $V_S = 3 \text{ V}$ ; Figure 30
$t_{ON}$ (EN)	260 355	430	480	ns typ ns max	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ $V_S = 3 \text{ V}$ ; Figure 30
$t_{OFF}$ (EN)	220 315	365	400	ns typ ns max	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ $V_S = 3 \text{ V}$ ; Figure 30
Break-Before-Make Time Delay, $t_{BBM}$	100		50	ns typ ns min	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ $V_{S1} = V_{S2} = 3 \text{ V}$ ; see Figure 31
Charge Injection	30			pC typ	$V_S = 0 \text{ V}$ , $R_S = 0 \Omega$ , $C_L = 1 \text{ nF}$ ; see Figure 33
Off Isolation	80			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 100 \text{ kHz}$ ; see Figure 26
Channel-to-Channel Crosstalk	82			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 100 \text{ kHz}$ ; see Figure 28
-3 dB Bandwidth	40			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ ; see Figure 27
Insertion Loss	0.27			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 1 \text{ MHz}$ ; see Figure 27
Total Harmonic Distortion + Noise	0.03			% typ	$R_L = 110 \Omega$ , 2.5 V p-p, $f = 20 \text{ Hz}$ to 20 kHz; see Figure 29
$C_S$ (Off)	33			pF typ	$V_S = 0 \text{ V}$ , $f = 1 \text{ MHz}$
$C_D$ (Off)	128			pF typ	$V_S = 0 \text{ V}$ , $f = 1 \text{ MHz}$
$C_D$ , $C_S$ (On)	210			pF typ	$V_S = 0 \text{ V}$ , $f = 1 \text{ MHz}$
POWER REQUIREMENTS					
$I_{DD}$	0.001		1	$\mu\text{A}$ typ $\mu\text{A}$ max	$V_{DD} = 5.5 \text{ V}$ , $V_{SS} = -5.5 \text{ V}$ Digital inputs = 0 V, 5 V, or $V_{DD}$
$V_{DD}/V_{SS}$			$\pm 4.5/\pm 16.5$	V min/max	GND = 0 V

<sup>1</sup> Guaranteed by design, not subject to production test.

## ABSOLUTE MAXIMUM RATINGS

T<sub>A</sub> = 25°C, unless otherwise noted.

**Table 4.**

Parameter	Rating
V <sub>DD</sub> to V <sub>SS</sub>	35 V
V <sub>DD</sub> to GND	-0.3 V to +25 V
V <sub>SS</sub> to GND	+0.3 V to -25 V
Analog Inputs <sup>1</sup>	V <sub>SS</sub> – 0.3 V to V <sub>DD</sub> + 0.3 V
Digital Inputs	GND – 0.3 V to V <sub>DD</sub> + 0.3 V or 30 mA, whichever occurs first
Peak Current, S or D	600 mA (pulsed at 1 ms, 10% duty cycle maximum)
Continuous Current, S or D	300 mA
Operating Temperature Range Automotive (Y Version)	-40°C to +125°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	150°C
14-Lead TSSOP, θ <sub>JA</sub> Thermal Impedance (4-layer board)	112°C/W
16-Lead LFCSP, θ <sub>JA</sub> Thermal Impedance	30.4°C/W
Reflow Soldering Peak Temperature, Pb free	260(+0/-5)°C

<sup>1</sup> Overvoltages at IN, S, and D are clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating may be applied at any one time.

### ESD CAUTION



**ESD (electrostatic discharge) sensitive device.**  
Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 2. TSSOP Pin Configuration




Figure 3. LFCSP Pin Configuration

Table 5. Pin Function Descriptions

Pin No.		Mnemonic	Description
TSSOP	LFCSP		
1	15	A0	Logic Control Input.
2	16	EN	Active High Digital Input. When this pin is low, the device is disabled and all switches are off. When this pin is high, the Ax logic inputs determine the on switches.
3	1	Vss	Most Negative Power Supply Potential.
4	3	S1	Source Terminal. Can be an input or an output.
5	4	S2	Source Terminal. Can be an input or an output.
6	6	D	Drain Terminal. Can be an input or an output.
7 to 9	2, 5, 7, 8, 13	NC	No Connection.
10	9	S4	Source Terminal. Can be an input or an output.
11	10	S3	Source Terminal. Can be an input or an output.
12	11	Vdd	Most Positive Power Supply Potential.
13	12	GND	Ground (0 V) Reference.
14	14	A1	Logic Control Input.

## TRUTH TABLE

Table 6.

EN	A1	A0	S1	S2	S3	S4
0	X	X	Off	Off	Off	Off
1	0	0	On	Off	Off	Off
1	0	1	Off	On	Off	Off
1	1	0	Off	Off	On	Off
1	1	1	Off	Off	Off	On

## TERMINOLOGY

**I<sub>DD</sub>**

The positive supply current.

**I<sub>SS</sub>**

The negative supply current.

**V<sub>D</sub> (V<sub>S</sub>)**

The analog voltage on Terminal D and Terminal S.

**R<sub>ON</sub>**

The ohmic resistance between Terminal D and Terminal S.

**R<sub>FLAT(ON)</sub>**

Flatness is defined as the difference between the maximum and minimum value of on resistance measured over the specified analog signal range.

**I<sub>S</sub> (Off)**

The source leakage current with the switch off.

**I<sub>D</sub> (Off)**

The drain leakage current with the switch off.

**I<sub>D</sub>, I<sub>S</sub> (On)**

The channel leakage current with the switch on.

**V<sub>INL</sub>**

The maximum input voltage for Logic 0.

**V<sub>INH</sub>**

The minimum input voltage for Logic 1.

**I<sub>INL</sub> (I<sub>INH</sub>)**

The input current of the digital input.

**C<sub>S</sub> (Off)**

The off switch source capacitance, which is measured with reference to ground.

**C<sub>D</sub> (Off)**

The off switch drain capacitance, which is measured with reference to ground.

**C<sub>D</sub>, C<sub>S</sub> (On)**

The on switch capacitance, which is measured with reference to ground.

**C<sub>IN</sub>**

The digital input capacitance.

**t<sub>TRANSITION</sub>**

The delay time between the 50% and 90% points of the digital input and switch on condition when switching from one address state to another.

**t<sub>ON</sub> (EN)**

The delay between applying the digital control input and the output switching on. See Figure 30, Test Circuit 4.

**t<sub>OFF</sub> (EN)**

The delay between applying the digital control input and the output switching off.

**Charge Injection**

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

**Off Isolation**

A measure of unwanted signal coupling through an off switch.

**Crosstalk**

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

**Bandwidth**

The frequency at which the output is attenuated by 3 dB.

**On Response**

The frequency response of the on switch.

**Insertion Loss**

The loss due to the on resistance of the switch.

**THD + N**

The ratio of the harmonic amplitude plus noise of the signal to the fundamental.

**ACPSRR (AC Power Supply Rejection Ratio)**

The ratio of the amplitude of signal on the output to the amplitude of the modulation. This is a measure of the part's ability to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p. (Edits okay?)

## TYPICAL PERFORMANCE CHARACTERISTICS







Figure 4. On Resistance as a Function of  $V_D$  ( $V_S$ ), Dual SupplyFigure 7. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures, 15 V Dual SupplyFigure 5. On Resistance as a Function of  $V_D$  ( $V_S$ ), Dual SupplyFigure 8. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures, 5 V Dual SupplyFigure 6. On Resistance as a Function of  $V_D$  ( $V_S$ ), Single SupplyFigure 9. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures, Single Supply




Figure 10. Leakage Currents as a Function of Temperature, 15 V Dual Supply



Figure 13. Leakage Currents as a Function of Temperature, 12 V Single Supply




Figure 11. Leakage Currents as a Function of Temperature, 15 V Dual Supply



06815-008



Figure 12. Leakage Currents as a Function of Temperature, 5 V Dual Supply



06816-012

Figure 15. Charge Injection vs. Source Voltage




Figure 16. Transition Times vs. Temperature




Figure 19. On Response vs. Frequency




Figure 17. Off Isolation vs. Frequency




Figure 20. THD + N vs. Frequency at  $\pm 15V$ 

Figure 18. Crosstalk vs. Frequency

Figure 21. THD + N vs. Frequency at  $\pm 5V$




Figure 22. ACPSRR vs. Frequency

## TEST CIRCUITS




Figure 23. On Resistance




Figure 26. Off Isolation




Figure 24. Off Leakage




Figure 27. Bandwidth




Figure 25. On Leakage





Figure 28. Channel-to-Channel Crosstalk



06816-030




Figure 30. Address to Output Switching Times






Figure 31. Break-Before-Make Time Delay



06816-025



06816-026

## OUTLINE DIMENSIONS




Figure 34. 14-Lead Thin Shrink Small Outline Package [TSSOP]  
(RU-14)  
Dimension shown in millimeters




Figure 35. 16-Lead Lead Frame Chip Scale Package [LFCSP\_VQ]  
4 mm × 4 mm Body, Very Thin Quad  
(CP-16-13)  
Dimensions shown in millimeters

031006-A

## ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADG1404YRUZ <sup>1</sup>	−40°C to +125°C	14-Lead Thin Shrink Small Outline Package (TSSOP)	RU-14
ADG1404YRUZ-REEL7 <sup>1</sup>	−40°C to +125°C	14-Lead Thin Shrink Small Outline Package (TSSOP)	RU-14
ADG1404YCPZ-REEL <sup>1</sup>	−40°C to +125°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-13
ADG1404YCPZ-REEL7 <sup>1</sup>	−40°C to +125°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-13

<sup>1</sup> Z = RoHS Compliant Part.

**NOTES**