

1.8 Ω Maximum On Resistance, ±15 V/12 V/±5 V, 4:1, iCMOS Multiplexer

Preliminary Technical Data

ADG1404

FEATURES

1.8 Ω maximum on resistance at 25°C 0.37 Ω maximum on-resistance flatness 0.17 Ω maximum on-resistance match between channels 300 mA continuous current 33 V supply range Fully specified at +12 V, ±15 V, and ±5 V No V_L supply required 3 V logic-compatible inputs Rail-to-rail operation 14-lead TSSOP and 4 mm \times 4 mm, 16-lead LFCSP

APPLICATIONS

Automatic test equipment
Data acquisition systems
Battery-powered systems
Sample-and-hold systems
Audio signal routing
Communication systems
Relay replacement


GENERAL DESCRIPTION

The ADG1404 is a complementary metal-oxide semiconductor (CMOS) analog multiplexer, comprising four single channels designed on an *i*CMOS™ process. *i*CMOS (industrial CMOS) is a modular manufacturing process that combines high voltage CMOS and bipolar technologies. It enables the development of a wide range of high performance analog ICs capable of 33 V operation in a footprint that no previous generation of high voltage parts has been able to achieve. Unlike analog ICs using conventional CMOS processes, *i*CMOS components can tolerate high supply voltages while providing increased performance, dramatically lower power consumption, and reduced package size.

The on-resistance profile is very flat over the full analog input range, ensuring excellent linearity and low distortion when switching audio signals.

*i*CMOS construction ensures ultralow power dissipation, making the parts ideally suited for portable and battery-powered instruments.

FUNCTIONAL BLOCK DIAGRAM



The ADG1404 switches one of four inputs to a common output, D, as determined by the 3-bit binary address lines, A0, A1, and EN. Logic 0 on the EN pin disables the device. Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked. All switches exhibit break-before-make switching action. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

PRODUCT HIGHLIGHTS

- 1. 2.5Ω maximum on resistance over temperature.
- 2. Minimum distortion.
- 3. Ultralow power dissipation: <0.03 μW.
- 4. 14-lead TSSOP and 16-lead, 4 mm × 4 mm LFCSP package.

Preliminary Technical Data

TABLE OF CONTENTS

reatures	І
Applications	1
Functional Block Diagram	1
General Description	1
Product Highlights	1
Revision History	2
Specifications	3
15 V Dual Supply	3
12 V Single Supply	4
5 V Dual Supply	5

Absolute Maximum Ratings	6
ESD Caution	e
Pin Configurations and Function Descriptions	
Truth Table	
Terminology	8
Typical Performance Characteristics	9
Test Circuits	13
Outline Dimensions	16
Ordering Guide	16

REVISION HISTORY

SPECIFICATIONS

15 V DUAL SUPPLY

 V_{DD} = 15 V \pm 10%, V_{SS} = -15 V \pm 10%, GND = 0 V, unless otherwise noted.

Table 1.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments	
ANALOG SWITCH						
Analog Signal Range			V _{DD} to V _{SS}	V		
On Resistance (R _{ON})	1.5			Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}; \text{ see Figure 23}$	
2,	1.8	2.2	2.5	Ω max	$V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V}$	
On-Resistance Match	0.1		2.5	Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}$	
Between Channels (ΔR _{ON})	0.1			12.00	V3 210 V/13 10 11/1/	
	0.13	0.16	0.17	Ω max		
On-Resistance Flatness (R _{FLAT(ON)})	0.28			Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}$	
	0.31	0.35	0.37	Ω max		
LEAKAGE CURRENTS				-	$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$	
Source Off Leakage, Is (Off)	±0.01			nA typ	$V_S = \pm 10 \text{ V}, V_S = \pm 10 \text{ V}; \text{ see Figure 24}$	
3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,		.10	1100		$v_s = \pm 10 \text{ V}, v_s = \pm 10 \text{ V}$; see Figure 24	
Due to Off Leader to 1 (Off)	±0.5	±10	±100	nA max		
Drain Off Leakage, I _D (Off)	±0.01			nA typ	$V_S = \pm 10 \text{ V}, V_S = \mp 10 \text{ V}$; see Figure 24	
	±0.5	±10	±100	nA max		
Channel On Leakage, ID, Is (On)	±0.04			nA typ	$V_S = V_D = \pm 10 \text{ V}$; see Figure 25	
	±1	±10	±100	nA max		
DIGITAL INPUTS						
Input High Voltage, V _{INH}			2.0	V min		
Input Low Voltage, VINL			0.8	V max		
Input Current, I _{INL} or I _{NH}	0.005			μA typ	$V_{IN} = V_{GND}$ or V_{DD}	
			±0.1	μA max		
Digital Input Capacitance, C _{IN}	3.5			pF typ		
DYNAMIC CHARACTERISTICS ¹						
Transition Time, transition	150			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$	
•	180	220	250	ns max	$V_s = +10 \text{ V}$; see Figure 30	
ton (EN)	100			ns typ	$R_L = 300 \Omega, C_L = 35 pF$	
3511 (=: 3)	120	145	165	ns max	$V_s = +10 \text{ V}$; see Figure 32	
toff (EN)	110			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$	
(2.1)	135	165	185	ns max	$V_s = +10 \text{ V}$; see Figure 32	
Break-Before-Make Time Delay, tbbm	35		1.00	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$	
break before make time belay, tobin	33		10	ns min	$V_{S1} = V_{S2} = 10 \text{ V}$; see Figure 31	
Charge Injection	-20			pC typ	$V_s = 0 \text{ V}, R_s = 0 \Omega, C_L = 1 \text{ nF}; \text{ see Figure 33}$	
Off Isolation	70			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$; see Figure 26	
Channel-to-Channel Crosstalk	82			dB typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, $f = 100 \text{ kHz}$; see Figure 28	
Total Harmonic Distortion + Noise	0.011			% typ	$R_L = 110 \Omega$, 10 V p-p , $f = 20 \text{ Hz}$ to 20 kHz see	
Total Harmonic Distortion + Noise	0.011			⁷⁰ typ	Figure 29	
–3 dB Bandwidth	53			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 27	
Insertion Loss	0.132			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 27	
C _s (Off)	23			pF typ	$f = 1 \text{ MHz}, V_S = 0 \text{ V}$	
C _D (Off)	90			pF typ	$f = 1 \text{ MHz}, V_S = 0 \text{ V}$ $f = 1 \text{ MHz}, V_S = 0 \text{ V}$	
C _D , C _S (On)	170			pF typ	$f = 1 \text{ MHz}, V_S = 0 \text{ V}$	
POWER REQUIREMENTS	1,0			P. 57P	$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$	
	0.001			μA typ	$V_{DD} = +10.5 \text{ V}, V_{SS} = -10.5 \text{ V}$ Digital inputs = 0 V or V_{DD}	
I_{DD}	0.001		1		Digital iliputs – 0 v of vod	
1	170		1	μA max	Digital inputs – 5 V	
I_{DD}	170		250	μA typ	Digital inputs = 5 V	
	0.001		250	μA max	District investor OV 5V	
I _{SS}	0.001			μA typ	Digital inputs = 0 V , 5 V , or V_{DD}	
			1	μA max	CUD CU	
V_{DD}/V_{SS}			±4.5/±16.5	V min/max	GND = 0 V	

 $^{^{\}rm 1}$ Guaranteed by design, not subject to production test.

12 V SINGLE SUPPLY

 V_{DD} = 12 V \pm 10%, V_{SS} = 0 V, GND = 0 V, unless otherwise noted.

Table 2.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V _{DD}	V	
On Resistance (R _{ON})	3			Ω typ	$V_s = 0 \text{ V to } 10 \text{ V}, I_s = -10 \text{ mA}; \text{ see Figure } 23$
	3.5	4.3	4.7	Ω max	$V_{DD} = 10.8 \text{ V}, V_{SS} = 0 \text{ V}$
On-Resistance Match	0.12			Ωtyp	$V_s = 0 \text{ V to } 10 \text{ V}, I_s = -10 \text{ mA}$
Between Channels (ΔR _{ON})	01.12			12.6)6	
	0.16	0.18	0.2	Ω max	
On-Resistance Flatness (R _{FLAT(ON)})	0.85			Ωtyp	$V_5 = 0V \text{ to } 10 \text{ V}, I_5 = -10 \text{ mA}$
((,)	1	1.13	1.16	Ω max	, ,
LEAKAGE CURRENTS					$V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V}$
Source Off Leakage, I _s (Off)	±0.01			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}; \text{ see Figure 24}$
Jource on Leanage, 13 (on)	±0.5	±10	±100	nA max	13 1 17 10 17 10 17 17 10 17 17 15 15 15 15 15 15 15 15 15 15 15 15 15
Drain Off Leakage, I _D (Off)	±0.01	10	100	nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}; \text{ see Figure 24}$
Diaiii Oii Leakage, ib (Oii)	±0.5	±10	±100	nA max	vs=1 v/10 v, vb=10 v/1 v, see rigure 24
Channel On Leakage L. L. (On)		±10	±100		V - V - 1 V or 10 V soo Figure 25
Channel On Leakage, I _D , I _S (On)	±0.04	. 10	. 100	nA typ	$V_S = V_D = 1 \text{ V or } 10 \text{ V}$; see Figure 25
	±1	±10	±100	nA max	
DIGITAL INPUTS					
Input High Voltage, V _{INH}			2.0	V min	
Input Low Voltage, VINL			0.8	V max	
Input Current, I _{INL} or I _{INH}	0.001			μA typ	$V_{IN} = V_{GND} \text{ or } V_{DD}$
			±0.1	μA max	
Digital Input Capacitance, C _{IN}	3.5			pF typ	
DYNAMIC CHARACTERISTICS ¹					
Transition Time, t _{TRANSITION}	230			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	300	375	430	ns max	V _s = 8 V; see Figure 30
t _{on} (EN)	180			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	240	295	335	ns max	$V_s = 8 \text{ V}$; see Figure 32
t _{off} (EN)	115			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
33.1 (= 3)	160	190	220	ns max	$V_s = 8 \text{ V}$; see Figure 32
Break-Before-Make Time Delay, t	100	150	220	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
break before wake Time belay, thom	100		10	ns min	$V_{S1} = V_{S2} = 8 \text{ V}$; see Figure 31
Charge Injection	30		10	pC typ	$V_S = 6 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}; \text{ see Figure 33}$
Off Isolation	80			1	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100kHz$; see
Off isolation	80			dB typ	Figure 26
Channel-to-Channel Crosstalk	82			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100kHz$; see Figure 28
–3 dB Bandwidth	50			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 27
Insertion Loss	0.15			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 27
C _s (Off)	39			pF typ	$f = 1 \text{ MHz}, V_S = 6 \text{ V}$
C _D (Off)	150			pF typ	$f = 1 \text{ MHz}, V_s = 6 \text{ V}$
C _D , C _S (On)	217			pF typ	f = 1 MHz, V _s = 6 V
POWER REQUIREMENTS	1			F: -7P	$V_{DD} = 13.2 \text{ V}$
IDD	0.001			μA typ	Digital inputs = 0 V or V_{DD}
יטטו	0.001		1	μΑ typ μΑ max	Digital hiputs – 0 v oi voo
1	170		1		Digital inputs — E.V.
I_{DD}	170		250	μA typ	Digital inputs = 5 V
V			250	μA max	CND OVY
V_{DD}	1		5/16.5	V min/max	$GND = 0 V, V_{SS} = 0 V$

 $^{^{\}rm 1}$ Guaranteed by design, not subject to production test.

5 V DUAL SUPPLY

 V_{DD} = 5 V \pm 10%, V_{SS} = –5 V \pm 10%, GND = 0 V, unless otherwise noted.

Table 3.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V _{DD}	V	
On Resistance (R _{ON})	3.5			Ω typ	$V_s = \pm 4.5 \text{ V}, I_s = -10 \text{ mA}$; see Figure 21
	4	4.8	5.3	Ω max	$V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$
On-Resistance Match	0.12			Ωtyp	$V_s = \pm 4.5 \text{ V}, I_s = -10 \text{ mA}$
Between Channels (ΔR _{ON})					
	0.16	0.18	0.2	Ω max	
On-Resistance Flatness (RFLAT(ON))	0.88			Ω typ	$V_s = \pm 4.5 \text{ V, } I_s = -10 \text{ mA}$
	1.1	1.2	1.3	Ω max	
LEAKAGE CURRENTS					$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
Source Off Leakage, I₅ (Off)	±0.01			nA typ	$V_S = \pm 4.5 \text{ V}, V_D = \mp 4.5 \text{ V}; \text{ see Figure 24}$
	±0.5	±10	±100	nA max	, s , s , s , s , s , s , s , s , s , s
Drain Off Leakage, I _D (Off)	±0.01			nA typ	$V_{S} = \pm 4.5 \text{ V}, V_{D} = \mp 4.5 \text{ V}; \text{ see Figure 24}$
3., 2 (1)	±0.5	±10	±100	nA max	V _S = ±4.5 V, V _D = +4.5 V, see Figure 24
Channel On Leakage L. L. (On)	±0.5 ±0.04	±10	±100	nA typ	$V_S = V_D = \pm 4.5 \text{ V}$; see Figure 25
Channel On Leakage, I _D , I _S (On)		±10	±100	1	$v_s = v_D = \pm 4.5 \text{ v; see Figure 25}$
DIGITAL INPUTS	±1	±10	±100	nA max	
			2.0	\/ :	
Input High Voltage, V _{INH}			2.0	V min	
Input Low Voltage, V _{INL}	0.001		0.8	V max	V V 59V
Input Current, I _{INL} or I _{INH}	0.001		10.1	μA typ	$V_{IN} = V_{GND} \text{ or } V_{DD}$
Digital Input Capacitance, C _{IN}	3.5		±0.1	μA max	
DYNAMIC CHARACTERISTICS ¹	3.3			pF typ	
	240				D 200 C 25 "F
Transition Time, transition	340	560	615	ns typ	$R_L = 300 \Omega, C_L = 35 pF$
(51)	470	560	615	ns max	$V_s = 3 \text{ V}$; Figure 30
t _{on} (EN)	260	420	400	ns typ	$R_L = 300 \Omega, C_L = 35 pF$
(54)	355	430	480	ns max	$V_s = 3 \text{ V}$; Figure 30
t _{OFF} (EN)	220	265	400	ns typ	$R_L = 300 \Omega, C_L = 35 pF$
Book Bofon Mala Tona Balant	315	365	400	ns max	$V_s = 3 \text{ V}$; Figure 30
Break-Before-Make Time Delay, t _{BBM}	100			ns typ	$R_L = 300 \Omega, C_L = 35 \text{pF}$
Characteristics	20		50	ns min	$V_{51} = V_{52} = 3 \text{ V}$; see Figure 31
Charge Injection	30			pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}; \text{ see Figure 33}$
Off Isolation	80			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$; see Figure 26
Channel-to-Channel Crosstalk	82			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$; see Figure 28
–3 dB Bandwidth	40			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 27
Insertion Loss	0.27			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 27
Total Harmonic Distortion + Noise	0.03			% typ	$R_L = 110 \ \Omega$, 2.5 V p-p, $f = 20 \ Hz$ to 20 kHz see Figure 29
C _s (Off)	33			pF typ	$V_{s} = 0 V, f = 1 MHz$
C _D (Off)	128			pF typ	$V_{s} = 0 V, f = 1 MHz$
C_D , C_S (On)	210			pF typ	$V_S = 0 \text{ V, } f = 1 \text{ MHz}$
POWER REQUIREMENTS					$V_{DD} = 5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
I_{DD}	0.001		1	μΑ typ μΑ max	Digital inputs = 0 V , 5 V , or V_{DD}
V /V			±4.5/±16.5	V min/max	GND = 0 V
V_{DD}/V_{SS}	1	<u> </u>	±4.5/±10.5	v IIIIII/IIIdX	עאוט – ט ע

¹ Guaranteed by design, not subject to production test.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 4.

1 aute 4.	
Parameter	Rating
V _{DD} to V _{SS}	35 V
V _{DD} to GND	−0.3 V to +25 V
V _{SS} to GND	+0.3 V to −25 V
Analog Inputs ¹	$V_{SS} - 0.3 \text{ V to } V_{DD} + 0.3 \text{ V}$
Digital Inputs	GND -0.3 V to $V_{DD} + 0.3$ V or 30 mA, whichever occurs first
Peak Current, S or D	600 mA (pulsed at 1 ms, 10% duty cycle maximum)
Continuous Current, S or D	300 mA
Operating Temperature Range	
Automotive (Y Version)	-40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
14-Lead TSSOP, θ _{JA} Thermal Impedance (4-layer board)	112°C/W
16-Lead LFCSP, θ _{JA} Thermal Impedance	30.4°C/W
Reflow Soldering Peak Temperature, Pb free	260(+0/-5)°C

¹ Overvoltages at IN, S, and D are clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating may be applied at any one time.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 2. TSSOP Pin Configuration




Figure 3. LFCSP Pin Configuration

Table 5. Pin Function Descriptions

Р	in No.		
TSSOP	LFCSP	Mnemonic	Description
1	15	A0	Logic Control Input.
2	16	EN	Active High Digital Input. When this pin is low, the device is disabled and all switches are off. When this pin is high, the Ax logic inputs determine the on switches.
3	1	V _{SS}	Most Negative Power Supply Potential.
4	3	S1	Source Terminal. Can be an input or an output.
5	4	S2	Source Terminal. Can be an input or an output.
6	6	D	Drain Terminal. Can be an input or an output.
7 to 9	2, 5, 7, 8, 13	NC	No Connection.
10	9	S4	Source Terminal. Can be an input or an output.
11	10	S3	Source Terminal. Can be an input or an output.
12	11	V_{DD}	Most Positive Power Supply Potential.
13	12	GND	Ground (0 V) Reference.
14	14	A1	Logic Control Input.

TRUTH TABLE

Table 6.

EN	A1	A0	S 1	S2	S3	S4
0	Х	Х	Off	Off	Off	Off
1	0	0	On	Off	Off	Off
1	0	1	Off	On	Off	Off
1	1	0	Off	Off	On	Off
1	1	1	Off	Off	Off	On

TERMINOLOGY

 I_{DD}

The positive supply current.

Iss

The negative supply current.

 $V_D(V_s)$

The analog voltage on Terminal D and Terminal S.

RON

The ohmic resistance between Terminal D and Terminal S.

R_{FLAT(ON)}

Flatness is defined as the difference between the maximum and minimum value of on resistance measured over the specified analog signal range.

Is (Off)

The source leakage current with the switch off.

I_D (Off)

The drain leakage current with the switch off.

 $I_D, I_S(On)$

The channel leakage current with the switch on.

 V_{INI}

The maximum input voltage for Logic 0.

 V_{INH}

The minimum input voltage for Logic 1.

I_{INL} (I_{INH})

The input current of the digital input.

Cs (Off)

The off switch source capacitance, which is measured with reference to ground.

CD (Off)

The off switch drain capacitance, which is measured with reference to ground.

C_D , C_S (On)

The on switch capacitance, which is measured with reference to ground.

 C_{IN}

The digital input capacitance.

tTRANSITION

The delay time between the 50% and 90% points of the digital input and switch on condition when switching from one address state to another.

ton (EN)

The delay between applying the digital control input and the output switching on. See Figure 30, Test Circuit 4.

toff (EN)

The delay between applying the digital control input and the output switching off.

Charge Injection

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

Off Isolation

A measure of unwanted signal coupling through an off switch.

Crosstalk

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

Bandwidth

The frequency at which the output is attenuated by 3 dB.

On Response

The frequency response of the on switch.

Insertion Loss

The loss due to the on resistance of the switch.

THD + N

The ratio of the harmonic amplitude plus noise of the signal to the fundamental.

ACPSRR (AC Power Supply Rejection Ratio)

The ratio of the amplitude of signal on the output to the amplitude of the modulation. This is a measure of the part's ability to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p. (Edits okay?)

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. On Resistance as a Function of V_D (V_S), Dual Supply




Figure 5. On Resistance as a Function of V_D (V_S), Dual Supply




Figure 6. On Resistance as a Function of V_D (V_S), Single Supply




Figure 7. On Resistance as a Function of V_D (V_S) for Different Temperatures, 15 V Dual Supply




Figure 8. On Resistance as a Function of V_D (V_S) for Different Temperatures, 5 V Dual Supply




Figure 9. On Resistance as a Function of V_D (V_S) for Different Temperatures, Single Supply



Figure 10. Leakage Currents as a Function of Temperature, 15 V Dual Supply



Figure 13. Leakage Currents as a Function of Temperature, 12 V Single Supply



Figure 11. Leakage Currents as a Function of Temperature, 15 V Dual Supply




Figure 14. IDD vs. Logic Level



Figure 12. Leakage Currents as a Function of Temperature, 5 V Dual Supply




Figure 15. Charge Injection vs. Source Voltage




Figure 16. Transition Times vs. Temperature




Figure 17. Off Isolation vs. Frequency




Figure 18. Crosstalk vs. Frequency




Figure 19. On Response vs. Frequency




Figure 20. THD + N vs. Frequency at ± 15 V




Figure 21. THD + N vs. Frequency at ± 5 V






Figure 22. ACPSRR vs. Frequency

TEST CIRCUITS



I_S (OFF) Sx D D A

Figure 24. Off Leakage






Figure 26. Off Isolation




Figure 27. Bandwidth




Figure 28. Channel-to-Channel Crosstalk




Figure 29. THD + Noise





Figure 30. Address to Output Switching Times







Figure 33. Charge Injection

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153-AB-1

Figure 34. 14-Lead Thin Shrink Small Outline Package [TSSOP] (RU-14) Dimension shown in millimeters




Figure 35. 16-Lead Lead Frame Chip Scale Package [LFCSP_VQ] 4 mm × 4 mm Body, Very Thin Quad (CP-16-13) Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADG1404YRUZ ¹	-40°C to +125°C	14-Lead Thin Shrink Small Outline Package (TSSOP)	RU-14
ADG1404YRUZ-REEL7 ¹	-40°C to +125°C	14-Lead Thin Shrink Small Outline Package (TSSOP)	RU-14
ADG1404YCPZ-REEL ¹	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-13
ADG1404YCPZ-REEL7 ¹	−40°C to +125°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-13

 $^{^{1}}$ Z = RoHS Compliant Part.

Preliminary	Techni	cal Data
--------------------	---------------	----------

NOTES